A 1.5 V large-driving class-AB buffer amplifier with quiescent current control suitable for output driver application is proposed. An experimental prototype buffer demonstrated that the circuit draws only 80 mA static current, and exhibited the rise time of 0.4 ms and fall time of 1 ms under a 100 O==150 pF load.
Introduction: The class-AB buffer amplifier is widely used for driving heavy resistive or capacitive loads [1] [2] [3] [4] . Some buffer amplifiers employ a pseudo-source follower, which has a pair of complementary common-source transistors with two feedback loops consisting of a pair of complementary error amplifiers [1] [2] . Employing error amplifiers introduces the excess phase shift and makes the frequency compensation complex. The other class-AB topology utilises an intermediate stage between the input differential pair and the output transistors [3, 4] . As the portable equipment is continuously growing and the circuit enters into the system on a chip (SoC) era, there is much demand to develop low-voltage buffer amplifiers. In this Letter, a 1.5 V large-driving class-AB CMOS buffer amplifier is proposed. The buffer achieves a large driving capability by employing two current mirrors, which also control the output quiescent current. Proposed amplifier: Fig. 1 shows the proposed class-AB buffer amplifier, which consists of a folded-cascode differential amplifier (M1-M9), two sets of current mirrors (M10-M14 and M15-M19) and an output stage (M20-M21). The output currents are controlled by these two sets of current mirrors. For the set of current mirror M10-M14, the transistors M13 and M14 are designed to have the same sizes. However, the aspect ratio of M11 is chosen to be slightly smaller than that of M10. In the stable state, the gate voltage of M10 is equal to that of M11. The current flowing in M11 is expressed as
where
Since the size of M11 is less than that of M10, the current in M11 is smaller than that in M10. This will make M12 be in the triode region. The gate voltage of M21 will be close to the value of the gate voltage of M14. The quiescent current of the output transistor M21 will then be well controlled by this set of current mirrors. This quiescent current, I 21 , can be determined by proper transistor sizing, i.e.
For the other set of current mirrors M15-M19, similarly, the transistors M15 and M16 are designed to have the same sizes. However, the W=L of M19 is chosen to be smaller than that of M18. In the stable state, the quiescent current of the output transistor M20 will then be also well controlled by this set of current mirrors. This quiescent current, I 20 , can also be determined by proper transistor sizing, i.e.
When the input voltage of the non-inverting terminal is reduced, the drain voltage of M9 is reduced. For the first set of current mirrors (M10-M14), the gate voltage of M11, which now acts as a commonsource amplifier, will also be reduced. The current in M11 will be larger than the current in M10. This will make M12 go into the saturation region. The drain voltage of M11 is then increased. The gate voltage of M21 will also be increased. For the second set of current mirrors, since the drain voltage of M19 is reduced, M17 will still stay in the triode region. The output current of M20 will flow little current. M21 starts to discharge the output node. Since the gate voltage of M21 can be raised to V DD , M21 can discharge the output by a maximal speed. Also, M20 will still stay in the saturation region. This reduces the harmonic distortion of a large output swing. Similarly, when the input voltage of the non-inverting terminal is raised from the stable state, M12 will still stay in the triode region. M21 draws little current. However, M17 will go into the saturation region. M20 starts to charge the output node.
Experimental results: The proposed amplifier was fabricated using a 0.35 mm CMOS technology. The die photograph of the buffer is shown in Fig. 2 , where the active area is 119 Â 257 mm. The amplifier was connected as a non-inverting unit-gain configuration with a 1.5 V single power supply and was loaded with a 100 O resistor in parallel with a 150 pF capacitor. Fig. 3 shows the measured step response with the input of a large dynamic range (1 V) of a 10 kHz square wave. The upper trace is the input waveform and the lower one is the measured output waveform. The rise and fall times are 0.4 and 1 ms, respectively. The offset voltage is 8 mV. Fig. 4 shows the magnitude spectrum of the proposed amplifier at 10 kHz with an output voltage of 1 V p-p . The total harmonic distortion (THD) is À56 dB. The total static current is 80 mA. 
